

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 11-017107

(43)Date of publication of application : 22.01.1999

(51)Int.Cl. H01L 27/00

H01L 21/02


H01L 21/3063

H01L 27/12

(21)Application number : 09-171740 (71)Applicant : SONY CORP

(22)Date of filing : 27.06.1997 (72)Inventor : MATSUSHITA TAKESHI

(54) THREE-DIMENSIONAL CIRCUIT ELEMENT AND MANUFACTURE
THEREOF



(57)Abstract:

PROBLEM TO BE SOLVED: To provide a three-dimensional circuit element which enables a CCD, a MOS type imaging device or a trench type capacitor to

include a DRAM used for a memory cell, and a manufacturing method which enables manufacture of such a three-dimensional circuit element at a low cost.

SOLUTION: A single crystal silicon layer 3 is formed on a single crystal silicon substrate via a porous silicon layer, and a two-dimensional LSI 4 is formed on the single crystal silicon layer 3. After a supporting substrate is adhered to the surface of the two-dimensional LSI 4, the two-dimensional LSI 4 is peeled off from the single crystal silicon substrate at the portion of the porous silicon layer, and the back surface of the two-dimensional LSI 4 is adhered to the surface of a two-dimensional LSI 24 formed on another single crystal silicon substrate. After a required number of thin-film two-dimensional LSIs are thus bonded, the surface of a two-dimensional LSI 38 formed on a single crystal silicon substrate 37 is bonded to the back surface of the last two-dimensional LSI that is bonded, thus manufacturing a three-dimensional VLSI. The thickness of the single crystal silicon layer is determined in accordance with the two-dimensional LSI to be formed.

LEGAL STATUS

[Date of request for examination] 21.10.2003

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against
examiner's decision of rejection]

[Date of extinction of right]

* NOTICES *

**JPO and NCIPI are not responsible for any
damages caused by the use of this translation.**

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The process which forms a porous layer on a semi-conductor substrate, and the process which forms a single crystal half conductor layer on the above-mentioned porous layer, The process which forms the 1st two dimensional circuit component in the above-mentioned single crystal half conductor layer, and the process which exfoliates and imprints the two dimensional circuit component of the above-mentioned semi-conductor substrate to the above 1st on other substrates, The manufacture approach of the three-dimensional circuit element characterized by having the process which makes the two dimensional circuit component of the above 1st rival the 2nd two dimensional circuit component.

[Claim 2] The manufacture approach of the three-dimensional circuit element according to claim 1 characterized by forming the above-mentioned porous layer by carrying out anodization of the above-mentioned semi-conductor substrate.

[Claim 3] After pasting up a substrate besides the above on the front face of the two dimensional circuit component of the above 1st, a supersonic wave is irradiated at the above-mentioned semi-conductor substrate. And/ The above-mentioned semi-conductor substrate, and a substrate besides the above are

made to produce the tensile stress of hard flow mutually. Or and/ Or the manufacture approach of the three-dimensional circuit element according to claim 1 characterized by making the two dimensional circuit component of the above 1st exfoliate from the above-mentioned semi-conductor substrate by cooling the above-mentioned semi-conductor substrate, and a substrate besides the above.

[Claim 4] The manufacture approach of the three-dimensional circuit element according to claim 1 characterized by the above-mentioned single crystal half conductor layer being a single-crystal-silicon layer.

[Claim 5] The three-dimensional circuit element characterized by being formed in the single crystal half conductor layer in which at least one of the above-mentioned two dimensional circuit components of the 2nd more than layer has the thickness of 1 micrometers or more in the three-dimensional circuit element from which the laminating of two or more two dimensional circuit components was carried out, and which they consisted of.

[Claim 6] The three-dimensional circuit element according to claim 5 characterized by forming the above-mentioned two dimensional circuit component of the 1st layer in a semi-conductor substrate.

[Claim 7] The three-dimensional circuit element according to claim 5 characterized by the above-mentioned two dimensional circuit component of the maximum upper layer constituting a photosensor.

[Claim 8] The three-dimensional circuit element according to claim 5 characterized by the above-mentioned two dimensional circuit component of the maximum upper layer constituting a solar battery.

[Claim 9] The three-dimensional circuit element according to claim 5 characterized by at least one of two or more of the above-mentioned two dimensional circuit components constituting a wiring layer.

[Translation done.]

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to a three-dimensional circuit element and its manufacture approach.

[0002]

[Description of the Prior Art] Conventionally, researches and developments of a three-dimensional circuit element have been done by carrying out the laminating of the 2-dimensional IC, and solidifying it aiming at unification (multi-functionalization) of reduction of high integration by the increment in ** number of layers, densification, and ** wire length, high-speed-operation-izing of the component by reduction of load-carrying capacity, the coincidence signal transduction between the layers through the detailed through hole of ** large number (juxtaposition signal processing), and ** different-species device. And in order to realize this three-dimensional circuit element, a SOI (Silicon-on-Insulator) technique, a multilayer-interconnection technique, etc. for carrying out the laminating of the 2-dimensional IC to a multilayer have been developed. However, since the crystallinity of SOI deteriorated with the SOI technique by the conventional recrystallization etc. as it becomes the 1st layer, the 2nd layer, and the upper layer when the laminating of the SOI is carried out to a multilayer, it

was difficult to put the three-dimensional circuit element by this SOI technique in practical use in practice. Moreover, since the every laminating of the SOI was carried out further, manufacturing a three-dimensional circuit element took great time amount, and cost performance was very bad.

[0003] On the other hand, the technique called a CUBIC (Cumulatively Bonded IC) technique is also developed as a technique for realizing a three-dimensional circuit element. This CUBIC technique is a kind of a device lamination technique, and the description is to use thin film-like IC layer per lamination especially. An example of the manufacture approach of the three dimensions LSI by the conventional CUBIC technique is shown in drawing 11 - drawing 16 .

[0004] In the manufacture approach of the three dimensions LSI by this conventional CUBIC technique, first, as shown in drawing 11 , 2-dimensional LSI102 is formed on the single crystal silicon substrate 101 according to an LSI process. this 2-dimensional LSI102 -- setting -- a sign 103 -- the oxide film for isolation, and 104 -- MOSFET and 105 -- polycrystalline silicon wiring and 106 -- in an interlayer insulation film and 106a, an interlayer insulation film and 108a show a beer hall, and, as for a beer hall and 107, 109 shows a tungsten bump, as for surface metal wiring and 108. Then, adhesives 110 are applied to the front face of an interlayer insulation film 108, and the support substrate 111 is pasted up.

[0005] Next, as shown in drawing 12 , with a rear-face side to a selection polishing technique, the single crystal silicon substrate 101 is ground as a polish stopper, the oxide film 103 for isolation is thinned in it, and the single-crystal-silicon layer 111 is formed.

[0006] Next, as shown in drawing 13 , after forming in the oxide film 103 for isolation the through hole 112 which reaches the polycrystalline silicon wiring 105, the rear-face metal wiring 113 which contacted the polycrystalline silicon wiring 105 through this through hole 112 is formed on the oxide film 103 for separation. Next, the rear face of 2-dimensional LSI102 is coated with polyimide 114. Next, after forming contact hole 114a in this polyimide 114, the Au/In pool 115 is

formed in this contact hole 114a.

[0007] On the other hand, as shown in drawing 14 , 2-dimensional LSI117 is formed in another single crystal silicon substrate 116 according to an LSI process. this 2-dimensional LSI117 -- setting -- a sign 118 -- the oxide film for isolation, and 119 -- MOSFET and 120 -- polycrystalline silicon wiring and 121 -- in an interlayer insulation film and 121a, an interlayer insulation film and 123a show a beer hall, and, as for a beer hall and 122, 124 shows a tungsten bump, as for surface metal wiring and 123. Then, the front face of an interlayer insulation film 123 is coated with polyimide 125.

[0008] Next, the front face of 2-dimensional LSI117 which shows the rear face of 2-dimensional LSI102 shown in drawing 13 to drawing 14 is pasted with polyimide 114 and 125, and it is made to rival, as shown in drawing 15 . At this time, alignment is carried out so that the tungsten bump 124 may contact the Au/In pool 115, and it heats to the about temperature which the Au/In pool 115 fuses in this condition, for example, 350 degrees C, and pressurizes further. The tungsten bump 124 and the Au/In pool 115 are electrically connected by this.

[0009] Then, polish or etching removes the support substrate 111. By this, as shown in drawing 16 , the three dimensions LSI made into the purpose of the structure where the laminating of 2-dimensional LSI 102 and 1117 of a bilayer was carried out are completed.

[0010] Since according to the manufacture approach of the three dimensions LSI by this CUBIC technique 2-dimensional LSI is formed in two or more single crystal silicon substrates in concurrency and such 2-dimensional LSI is made to rival one by one at low temperature (about 350 degrees C), the three dimensions LSI of the multilayer structure which carried out the laminating of the 2-dimensional LSI more than a bilayer can be manufactured efficiently.

[0011]

[Problem(s) to be Solved by the Invention] However, by the manufacture approach of the three dimensions LSI by the above-mentioned conventional CUBIC technique, since the selection polishing technique which uses the oxide

film 103 for isolation as a polish stopper is used in order to thin the single crystal silicon substrate 101, the thickness of the single-crystal-silicon layer 111 obtained by thinning is mostly determined by the thickness of this oxide film 103 for isolation. However, since the thickness of this oxide film 103 for isolation is usually 1 micrometer or less, DRAM which used for the memory cell 2-dimensional LSI which needs single crystal silicon, for example, CCD, MOS type pickup device, or trench mold capacitor 1 micrometers or more of thickness cannot be formed with this CUBIC technique. Moreover, with this CUBIC technique, the cost of materials costs dearly according to the single crystal silicon substrate of only the number of layers of 2-dimensional LSI and the support substrate of only the number of (number of layerses -1) being required etc., and there is a problem that the manufacturing cost of three dimensions LSI will become high.

[0012] Therefore, the purpose of this invention is to offer the manufacture approach of a three-dimensional circuit element that the three-dimensional circuit element containing DRAM which used CCD, the MOS type pickup device, and the trench mold capacitor for the memory cell can be manufactured by low cost.

[0013] Other purposes of this invention are to offer the three-dimensional circuit element in which DRAM which used CCD, the MOS type pickup device, and the trench mold capacitor for the memory cell can be included.

[0014]

[Means for Solving the Problem] In order to attain the above-mentioned purpose, the manufacture approach of the three-dimensional circuit element by invention of the 1st of this invention The process which forms a porous layer on a semiconductor substrate, and the process which forms a single crystal half conductor layer on a porous layer, It is characterized by having the process which forms the 1st two dimensional circuit component in a single crystal half conductor layer, the process which exfoliates the 1st two dimensional circuit component from a semiconductor substrate, and is imprinted on other substrates, and the process which makes the 1st two dimensional circuit component rival the 2nd two dimensional

circuit component.

[0015] Typically in this 1st invention, a porous layer is formed by carrying out anodization of the semi-conductor substrate. Moreover, for example, after pasting up other substrates (support substrate) on the front face of the 1st two dimensional circuit component, the 1st two dimensional circuit component is exfoliated from a semi-conductor substrate by irradiating a supersonic wave at a semi-conductor substrate, making a semi-conductor substrate and other substrates produce the tensile stress of hard flow mutually, and/or cooling a semi-conductor substrate and other substrates. As other substrates, a silicon substrate, a quartz substrate, etc. can be used, for example.

[0016] The three-dimensional circuit element by invention of the 2nd of this invention is characterized by being formed in the single crystal half conductor layer in which at least one of the two dimensional circuit components of the 2nd more than layer has the thickness of 1 micrometers or more in the three-dimensional circuit element from which the laminating of two or more two dimensional circuit components was carried out and which they consisted of.

[0017] In this invention, even if the lowest layer which constitutes a three-dimensional circuit element, i.e., the two dimensional circuit component of the 1st layer, is formed in a semi-conductor substrate, it may be formed in the single crystal half conductor layer formed through the porous layer on the semi-conductor substrate.

[0018] In this invention, it opts for the function and engine performance of two or more two dimensional circuit components which constitute a three-dimensional circuit element by design according to the function and engine performance which are required of a three-dimensional circuit element. When some examples of this two dimensional circuit component are given, they are memory, such as DRAM, a microprocessor, an A/D converter, a D/A converter, a photosensor, a solar battery, etc. Photosensors are CCD, an MOS type pickup device, etc.

[0019] In this invention, when a two dimensional circuit component is DRAM which used the trench mold capacitor for the memory cell, the thickness of the

single crystal half conductor layer in which this DRAM is formed is about 3 micrometers or more than it. Moreover, when a two dimensional circuit component is an MOS type pickup device, the thickness of the single crystal half conductor layer in which this MOS type pickup device is formed is about 10 micrometers or more than it. Furthermore, when a two dimensional circuit component is CCD, the thickness of the single crystal half conductor layer in which this CDD is formed is about 20 micrometers or more than it.

[0020] In this invention, in unifying image sensors and a digital disposal circuit aiming at multi-functionalization of a three-dimensional circuit element, it uses photosensors, such as CCD and an MOS type pickup device, as a two dimensional circuit component of the maximum upper layer. Here, to colorize further, using CCD as a photosensor, it is necessary to form a color filter on CCD. Since this color filter generally cannot bear the temperature at the time of performing wiring between layers using an In/Au pool (about 350 degrees C), after making all two dimensional circuit components rival, it removes other substrates temporarily used as a support substrate, exposes a CCD front face, and forms a color filter on it. Furthermore, a solar battery may be used as a two dimensional circuit component of the maximum upper layer for a generation of electrical energy.

[0021] The wiring layer in which only wiring was formed may be contained in two or more two dimensional circuit components in this invention. By use of this wiring layer, since the wire length between components can be shortened, high-speed operation-ization of a three-dimensional circuit element can be attained.

[0022] In this invention, although the single crystal half conductor layer in which a two dimensional circuit component is formed is a single-crystal-silicon layer typically, they may be single crystal compound semiconductor layers, such as gallium arsenide (GaAs). Similarly, as a semi-conductor substrate, compound semiconductor substrates, such as gallium phosphide (GaP) besides a silicon substrate and gallium arsenide (GaAs), may be used.

[0023] since according to the manufacture approach of the three-dimensional

circuit element by invention of the 1st of this invention constituted as mentioned above a thin film-like two dimensional circuit component can be formed by exfoliating in the part of a porous layer after forming a two dimensional circuit component in the single crystal half conductor layer formed through the porous layer on the semi-conductor substrate -- each duality -- a circuit element can be formed in a short time. And a three-dimensional circuit element can be manufactured by carrying out the laminating of these two dimensional circuit components in a short time. Moreover, DRAM which used CCD, the MOS type pickup device, and the trench mold capacitor for the memory cell can be formed in this single crystal half conductor layer by setting thickness of a single crystal half conductor layer to 1 micrometers or more. Furthermore, since the semi-conductor substrate used for formation of a two dimensional circuit component is reusable, only the part can aim at reduction of the manufacturing cost of a three-dimensional circuit element.

[0024] Moreover, according to the three-dimensional circuit element by invention of the 2nd of this invention constituted as mentioned above, DRAM which used CCD, an MOS type pickup device, and trench capacity for this single crystal half conductor layer as a two dimensional circuit component can be formed by being prepared in the single crystal half conductor layer in which at least one of the two dimensional circuit components of the 2nd more than layer has the thickness of 1 micrometers or more.

[0025]

[Embodiment of the Invention] Hereafter, it explains, referring to a drawing about 1 operation gestalt of this invention. In addition, in the complete diagram of an operation gestalt, the sign identically same into a corresponding part is attached.

[0026] Drawing 1 - drawing 10 show the manufacture approach of the three-dimensions VLSI by 1 operation gestalt of this invention.

[0027] In this operation gestalt, first, as shown in drawing 1 , the single crystal silicon substrate 1 is prepared. From a viewpoint which forms a porosity silicon layer on it by the anodization described below, although it is desirable that it is p

mold, this single crystal silicon substrate 1 can form a porosity silicon layer depending on conditioning, even if it is n mold. The resistivity of this single crystal silicon substrate 1 is 0.01 - 0.02 ohm-cm suitably.

[0028] Next, as shown in drawing 2 , the porosity silicon layer 2 is formed in the front face of the single crystal silicon substrate 1 by the anodization method. In this case, formation of this porosity silicon layer 2 is divided into three steps, and is performed. Namely, 0.5 - 3 mA/cm² in order to enable it to form a crystalline good epitaxial layer on the porosity silicon layer 2 as a first stage story first By performing for example, anodization for 8 minutes with the current density of extent, a porosity rate forms a small porosity silicon layer. Next, it is 3 - 20 mA/cm² as a second stage story. By performing for example, anodization for 8 minutes with the current density of extent, a porosity rate forms the porosity silicon layer which is whenever [middle]. Next, it is 40 - 300 mA/cm² as the third step. By performing for example, anodization for several seconds with the current density of extent, a porosity rate forms a large porosity silicon layer. Porosity silicon layer 2a with the very large porosity rate which serves as the origin of detached core formation in the porosity silicon layer 2 at the time of this anodization of the third step is formed thinly. In addition, after it will stop anodization and time amount will pass for a while in this anodization of the third step if a current is passed for 1 second with the same current density again after it will stop anodization and time amount will pass for a while, if a current is passed for 1 second when performing anodization, for example for 3 seconds, a current may be passed for 1 second with the again same current density, and anodization may be performed. In such anodization, the thing of HF:C2 H5 OH=1:1 is used as an anodization solution, for example. In order to lessen reduction of the thickness of this single crystal silicon substrate 1 and to make [many] the count of usable, as for the thickness of this porosity silicon layer 2, it is desirable to make it as thin as possible, and it is suitably chosen as 2-15 micrometers, for example, is chosen as about 8 micrometers from a viewpoint which repeats and uses the single crystal silicon substrate 1.

[0029] Next, for example, the hole (not shown) which exists in the front face of the porosity silicon layer 2 is plugged up by performing hydrogen annealing for 30 minutes at 1100 degrees C. then, it is shown in drawing 3 -- as -- the porosity silicon layer 2 top -- for example, SiH₄ SiCl₄ etc. -- with the CVD method used as material gas, epitaxial growth of the single-crystal-silicon layer 3 of p mold or n mold is carried out at 1070 degrees C. Although the thickness of this single-crystal-silicon layer 3 is chosen according to 2-dimensional LSI formed in this single-crystal-silicon layer 3, it is suitably chosen as 1-30 micrometers. Moreover, the high impurity concentration of the single-crystal-silicon layer 3 is about 10¹⁴-10¹⁷/cm³ suitably. It is chosen. In order to raise the engine performance of a device depending on the case, the high impurity concentration of this single-crystal-silicon layer 3 may be changed within a layer.

[0030] While performing above-mentioned hydrogen annealing and epitaxial growth, as a result of the silicon atom in the porosity silicon layer 2 moving and carrying out a rearrangement, porosity silicon layer 2a with the large porosity rate in this porosity silicon layer 2 becomes a layer with it, i.e., a detached core.

[remarkable tensile strength and] [low]

[0031] Next, as shown in drawing 4 , it considers that the single-crystal-silicon layer 3 is the substrate of LSI, and 2-dimensional LSI4 of a first pass eye is formed according to an LSI process. this 2-dimensional LSI4 -- setting -- a sign 5 -- the oxide film for isolation, and 6 -- in MOSFET and 7, a beer hall and 9 show surface metal wiring, and, as for polycrystalline silicon wiring and 8, 10 shows an interlayer insulation film, as for an interlayer insulation film and 8a.

[0032] Next, as shown in drawing 5 , the front face of 2-dimensional LSI4 is coated with polyimide 11, and a support substrate 12 like a silicon substrate is pasted up.

[0033] Next, as shown in drawing 6 , 2-dimensional LSI4 is exfoliated from the single crystal silicon substrate 1. It is in the condition which dipped the single crystal silicon substrate 1 into solutions, such as water and ethanol, for example, the frequency of 25kHz and the supersonic wave of power 600W are specifically

irradiated, with the energy of this supersonic wave, the peel strength of porosity silicon layer 2a as a detached core is weakened, and the single crystal silicon substrate 1 is exfoliated in the part of this porosity silicon layer 2a. Or the single crystal silicon substrate 1 is exfoliated in the part of porosity silicon layer 2a as a detached core by making the support substrate 12 and the single crystal silicon substrate 1 produce a tensile stress to hard flow mutually. Or the single crystal silicon substrate 1 is exfoliated in the part of porosity silicon layer 2a as a detached core by cooling by spraying the nitrogen gas of the low temperature which evaporated the single crystal silicon substrate 1 and the support substrate 12 from liquid nitrogen, and producing the shear stress by the difference of the heat shrink of the single crystal silicon substrate 1 and the support substrate 12. Or you may exfoliate the single crystal silicon substrate 1 in the part of porosity silicon layer 2a as a detached core by combining 2 of three kinds of these approaches, or three.

[0034] As shown in drawing 7 , to next, the exfoliative single-crystal-silicon layer 3 and the exfoliative oxide film 5 for isolation of 2-dimensional LSI4 on the back Form the through hole 13 which reaches the polycrystalline silicon wiring 7, and an oxide film 14 is formed in this through hole 13. Carry out etching removal of this oxide film 14 partially, and the polycrystalline silicon wiring 7 is exposed again. After forming the rear-face metal wiring 15 in contact with this polycrystalline silicon wiring 7 and coating polyimide 16 further, the Au/In pool 17 is formed in the crevice of the rear-face metal wiring 15 in a through hole 13.

[0035] On the other hand, as shown in drawing 8 , the porosity silicon layer 22 and the single-crystal-silicon layer 23 are formed like **** on another single crystal silicon substrate 21, and 2-dimensional LSI24 is formed in this single-crystal-silicon layer 23. this 2-dimensional LSI24 -- setting -- a sign 25 -- the oxide film for isolation, and 26 -- MOSFET and 27 -- polycrystalline silicon wiring and 28 -- in an interlayer insulation film and 28a, an interlayer insulation film and 30a show a beer hall, and, as for a beer hall and 29, 31 shows a tungsten plug, as for surface metal wiring and 30.

[0036] Next, it pastes up with polyimide 16 and 30 and the rear face of 2-dimensional LSI4 shown in drawing 7 is made to rival on the front face of 2-dimensional LSI24 shown in drawing 8 , as shown in drawing 9 .

[0037] Next, 2-dimensional LSI 4 and 24 is exfoliated from the single crystal silicon substrate 21 like ****. Then, it pastes up and the rear face of 2-dimensional LSI24 is made to rival on the front face of another 2-dimensional LSI formed beforehand.

[0038] To next, the exfoliative single-crystal-silicon layer 23 and the exfoliative oxide film 25 for isolation of 2-dimensional LSI24 on the back Form the through hole 32 which reaches the polycrystalline silicon wiring 27, and an oxide film 33 is formed in this through hole 32. Carry out etching removal of this oxide film 33 partially, and the polycrystalline silicon wiring 27 is exposed again. After forming the rear-face metal wiring 34 in contact with this polycrystalline silicon wiring 27 and coating polyimide 35 further, the Au/In pool 36 is formed in the crevice of the rear-face metal wiring 34 in a through hole 32.

[0039] Thus, after only a required number of layers makes 2-dimensional LSI of the shape of a thin film formed in the single-crystal-silicon layer rival one by one, the front face of 2-dimensional LSI38 formed in the rear face of 2-dimensional LSI stretched by the last at the single crystal silicon substrate 37 as shown in drawing 10 is made to rival. this 2-dimensional LSI38 -- setting -- a sign 39 -- the oxide film for isolation, and 40 -- MOSFET and 41 -- polycrystalline silicon wiring and 42 -- in an interlayer insulation film and 42a, an interlayer insulation film and 44a show a beer hall, and, as for a beer hall and 43, 45 shows a tungsten plug, as for surface metal wiring and 44. Then, polish or etching removes the support substrate 11, and the three-dimensions VLSI made into the purpose is completed. As mentioned above, according to this operation gestalt, after forming the single-crystal-silicon layer 3 through the porosity silicon layer 2 on the single crystal silicon substrate 1 and forming 2-dimensional LSI in this single-crystal-silicon layer 3, thin film-like 2-dimensional LSI can be easily formed by exfoliating in the part of the porosity silicon layer 2 in a short time. And after doing in this way and

making 2-dimensional LSI of the shape of a required number of a thin film rival, the three-dimensions VLSI which consists of 2-dimensional LSI of a desired number of layers can be manufactured in a short time by making such 2-dimensional LSI rival 2-dimensional LSI38 formed in the single crystal silicon substrate 37.

[0040] Moreover, since the single crystal silicon substrate 1 will be in the condition which shows in drawing 1 again by removing the porosity silicon layer 2 formed in the front face, the process again shown in drawing 2 can be performed. That is, since reuse of the single crystal silicon substrate 1 is possible, only the part can attain low cost-ization of a single crystal thin film silicon solar cell. Supposing the thickness specifically removed by polish for the thickness of the porosity silicon layer 2 to carry out the reuse of 8 micrometers and the single crystal silicon substrate 1 is about 3 micrometers, the thickness of the single crystal silicon substrate 1 which decreases in 1 cycle of manufacture of a single crystal thin film silicon solar cell is 11 micrometers. Therefore, since reduction of the thickness of the single crystal silicon substrate 1 is only 110 micrometers even if it uses the single crystal silicon substrate 1 10 times, it is usually possible to use the single crystal silicon substrate 1 at least 10 times. In addition, etching, electrolytic polishing, etc. can perform removal of the porosity silicon layer 2 formed in the front face of the single crystal silicon substrate 1. It is current density, when an example of conditions in case electrolytic polishing removes this porosity silicon layer 2 was given and a solution with low HF concentration, for example, the thing of HF:C₂H₅OH=1:1, is used for an electrolytic-polishing solution 400 mA/cm² It considers as extent.

[0041] By the above, high accumulation, high density, high-speed operation, and the three-dimensions VLSI of the high performance in which juxtaposition signal processing and multi-functionalization are still more possible can be manufactured by low cost.

[0042] As mentioned above, although the operation gestalt of this invention was explained concretely, this invention is not limited to an above-mentioned

operation gestalt, and various kinds of deformation based on the technical thought of this invention is possible for it.

[0043] For example, in an above-mentioned operation gestalt, although the lowest layer 33, i.e., 2-dimensional LSI of the 1st layer, is formed in the single crystal silicon substrate 32, it may be 2-dimensional LSI of the 2nd more than layer, and 2-dimensional LSI of the shape of a thin film similarly formed in the single-crystal-silicon layer.

[0044]

[Effect of the Invention] As explained above, according to the manufacture approach of the three-dimensional circuit element by this invention DRAM which used CCD, the MOS type pickup device, and the trench mold capacitor for the memory cell can be formed in this single crystal half conductor layer by setting thickness of a single crystal half conductor layer to 1 micrometers or more. Moreover, can form each two dimensional circuit component in a short time, and since the single crystal substrate used for formation of a two dimensional circuit component is reusable The three-dimensional circuit element containing DRAM which used CCD, the MOS type pickup device, and the trench mold capacitor for the memory cell can be manufactured by low cost.

[0045] Moreover, according to the three-dimensional circuit element by this invention, the three-dimensional circuit element containing DRAM which used CCD, the MOS type pickup device, and the trench mold capacitor for the memory cell is realizable by being prepared in the single crystal half conductor layer in which at least one of the two dimensional circuit components of the 2nd more than layer has the thickness of 1 micrometers or more.

[Translation done.]

* NOTICES *

JPO and NCIPI are not responsible for any
damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is a sectional view for explaining the manufacture approach of the three-dimensions VLSI by 1 operation gestalt of this invention.

[Drawing 2] It is a sectional view for explaining the manufacture approach of the three-dimensions VLSI by 1 operation gestalt of this invention.

[Drawing 3] It is a sectional view for explaining the manufacture approach of the three-dimensions VLSI by 1 operation gestalt of this invention.

[Drawing 4] It is a sectional view for explaining the manufacture approach of the three-dimensions VLSI by 1 operation gestalt of this invention.

[Drawing 5] It is a sectional view for explaining the manufacture approach of the three-dimensions VLSI by 1 operation gestalt of this invention.

[Drawing 6] It is a sectional view for explaining the manufacture approach of the three-dimensions VLSI by 1 operation gestalt of this invention.

[Drawing 7] It is a sectional view for explaining the manufacture approach of the three-dimensions VLSI by 1 operation gestalt of this invention.

[Drawing 8] It is a sectional view for explaining the manufacture approach of the three-dimensions VLSI by 1 operation gestalt of this invention.

[Drawing 9] It is a sectional view for explaining the manufacture approach of the three-dimensions VLSI by 1 operation gestalt of this invention.

[Drawing 10] It is a sectional view for explaining the manufacture approach of the three-dimensions VLSI by 1 operation gestalt of this invention.

[Drawing 11] It is a sectional view for explaining the manufacture approach of the three-dimensional IC by the conventional CUBIC technique.

[Drawing 12] It is a sectional view for explaining the manufacture approach of the three-dimensional IC by the conventional CUBIC technique.

[Drawing 13] It is a sectional view for explaining the manufacture approach of the three-dimensional IC by the conventional CUBIC technique.

[Drawing 14] It is a sectional view for explaining the manufacture approach of the three-dimensional IC by the conventional CUBIC technique.

[Drawing 15] It is a sectional view for explaining the manufacture approach of the three-dimensional IC by the conventional CUBIC technique.

[Drawing 16] It is a sectional view for explaining the manufacture approach of the three-dimensional IC by the conventional CUBIC technique.

[Description of Notations]

1, 21, 37 [... The oxide film for isolation, 6, 26 40 / ... 11 MOSFET, 16 / ...

Polyimide 12 / ... Support substrate] ... A single crystal silicon substrate, 2, 2a, 22, 22a ... 3 A porosity silicon layer, 23 ... A single-crystal-silicon layer, 4 and 24, 38...2-dimensional LSI, 5, 25, 39

[Translation done.]

* NOTICES *

**JPO and NCIPI are not responsible for any
damages caused by the use of this translation.**


- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DRAWINGS


[Drawing 1]




[Drawing 2]




[Drawing 3]




[Drawing 4]




[Drawing 5]




[Drawing 6]




[Drawing 7]




[Drawing 8]




[Drawing 9]




[Drawing 10]




[Drawing 11]




[Drawing 12]




[Drawing 13]




[Drawing 14]



[Drawing 15]



[Drawing 16]



[Translation done.]

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開平11-17107

(43)公開日 平成11年(1999)1月22日

(51) Int.Cl.⁶ 識別記号 F I
H 0 1 L 27/00 3 0 1 H 0 1 L 27/00 3 0 1 B
21/02 21/02 B
21/3063 27/12 B
27/12 21/306 L

審査請求 未請求 請求項の数9 OL (全 8 頁)


(21)出願番号	特願平9-171740	(71)出願人	000002185 ソニー株式会社 東京都品川区北品川6丁目7番35号
(22)出願日	平成9年(1997)6月27日	(72)発明者	松下 孟史 東京都品川区北品川6丁目7番35号 ソニー株式会社内
		(74)代理人	弁理士 杉浦 正知

(54) 【発明の名称】 三次元回路素子およびその製造方法

(57) 【要約】

【課題】 CCDやMOS型撮像素子やトレンチ型キャパシタをメモリセルに用いたDRAMなどを含ませることができる三次元回路素子およびそのような三次元回路素子を低成本で製造することができる製造方法を提供する。

【解決手段】 単結晶シリコン基板上に多孔質シリコン層を介して単結晶シリコン層3を形成し、この単結晶シリコン層3に二次元LSI4を形成する。この二次元LSI4の表面に支持基板を接着した後、多孔質シリコン層の部分で単結晶シリコン基板から二次元LSI4を剥離し、この二次元LSI4の裏面を別の単結晶シリコン基板上に形成された二次元LSI24の表面に接着する。このようにして必要な数の薄膜状の二次元LSIを張り合わせた後、最後に張り合わされた二次元LSIの裏面に、単結晶シリコン基板37に形成された二次元LSI38の表面を張り合せ、三次元超LSIを製造する。単結晶シリコン層の厚さは形成する二次元LSIに応じて決める。



【特許請求の範囲】

【請求項1】 半導体基板上に多孔質層を形成する工程と、
上記多孔質層上に単結晶半導体層を形成する工程と、
上記単結晶半導体層に第1の二次元回路素子を形成する工程と、
上記半導体基板から上記第1の二次元回路素子を剥離し、他の基板上に転写する工程と、
上記第1の二次元回路素子を第2の二次元回路素子と張り合わせる工程とを有することを特徴とする三次元回路素子の製造方法。

【請求項2】 上記半導体基板を陽極化成することにより上記多孔質層を形成するようにしたことを特徴とする請求項1記載の三次元回路素子の製造方法。

【請求項3】 上記第1の二次元回路素子の表面に上記他の基板を接着した後、上記半導体基板に超音波を照射し、および／または、上記半導体基板と上記他の基板とに互いに逆方向の引っ張り応力を生じさせ、および／または、上記半導体基板と上記他の基板とを冷却することにより、上記第1の二次元回路素子を上記半導体基板から剥離するようにしたことを特徴とする請求項1記載の三次元回路素子の製造方法。

【請求項4】 上記単結晶半導体層が単結晶シリコン層であることを特徴とする請求項1記載の三次元回路素子の製造方法。

【請求項5】 複数の二次元回路素子が積層されて構成された三次元回路素子において、
第2層目以上の上記二次元回路素子の少なくとも一つが $1\text{ }\mu\text{m}$ 以上の厚さを有する単結晶半導体層に形成されていることを特徴とする三次元回路素子。

【請求項6】 第1層目の上記二次元回路素子が半導体基板に形成されていることを特徴とする請求項5記載の三次元回路素子。

【請求項7】 最上層の上記二次元回路素子が光センサーを構成することを特徴とする請求項5記載の三次元回路素子。

【請求項8】 最上層の上記二次元回路素子が太陽電池を構成することを特徴とする請求項5記載の三次元回路素子。

【請求項9】 上記複数の二次元回路素子の少なくとも一つが配線層を構成することを特徴とする請求項5記載の三次元回路素子。

【発明の詳細な説明】**【0001】**

【発明の属する技術分野】 この発明は、三次元回路素子およびその製造方法に関する。

【0002】

【従来の技術】 従来、三次元回路素子の研究開発は、二次元ICを積層し、立体化することにより、①層数の増加による高集積化、高密度化、②配線長の減少、負荷容

量の低減による素子の高速動作化、③多数の微細スルーホールを介した層間の同時信号伝達（並列信号処理）、④異種デバイスの一体化（多機能化）、を目指して行われてきた。そして、この三次元回路素子を実現するため、二次元ICを多層に積層するためのSOI（Silicon-on-Insulator）技術や多層配線技術などが開発されてきた。しかしながら、従来の再結晶化などによるSOI技術では、SOIを多層に積層した場合、第1層目、第2層目と上層になるにつれてSOIの結晶性が劣化していくため、このSOI技術による三次元回路素子を実用化することは实际上困難であった。また、SOIを一層ずつ積層していくことから、三次元回路素子を製造するのに多大な時間がかかり、コストパフォーマンスが大変悪かった。

【0003】 一方、三次元回路素子を実現するための技術として、CUBIC（Cumulatively Bonded IC）技術と呼ばれる技術も開発されている。このCUBIC技術は、デバイス張り合わせ技術の一環であり、特に、薄膜状のIC層を張り合わせ単位に使用することに特徴がある。図11～図16に従来のCUBIC技術による三次元LSIの製造方法の一例を示す。

【0004】 この従来のCUBIC技術による三次元LSIの製造方法においては、まず、図11に示すように、LSIプロセスにより単結晶シリコン基板101上に二次元LSI102を形成する。この二次元LSI102において、符号103は素子分離用酸化膜、104はMOSFET、105は多結晶シリコン配線、106は層間絶縁膜、106aはビアホール、107は表面金属配線、108は層間絶縁膜、108aはビアホール、109はタンゲステンバンプを示す。この後、層間絶縁膜108の表面に接着剤110を塗布し、支持基板111を接着する。

【0005】 次に、図12に示すように、単結晶シリコン基板101を裏面側から選択ポリッキング技術により素子分離用酸化膜103を研磨ストッパーとして研磨して薄化し、単結晶シリコン層111を形成する。

【0006】 次に、図13に示すように、素子分離用酸化膜103に多結晶シリコン配線105に達するスルーホール112を形成した後、このスルーホール112を通じて多結晶シリコン配線105にコントクトした裏面金属配線113を分離用酸化膜103上に形成する。次に、二次元LSI102の裏面にポリイミド114をコーティングする。次に、このポリイミド114にコントクトホール114aを形成した後、このコントクトホール114a内にAu/Inプール115を形成する。

【0007】 一方、図14に示すように、別の単結晶シリコン基板116にLSIプロセスにより二次元LSI117を形成する。この二次元LSI117において、符号118は素子分離用酸化膜、119はMOSFET、120は多結晶シリコン配線、121は層間絶縁膜を示す。

膜、121aはビアホール、122は表面金属配線、123は層間絶縁膜、123aはビアホール、124はタンゲステンバンプを示す。この後、層間絶縁膜123の表面にポリイミド125をコーティングする。

【0008】次に、図15に示すように、図13に示す二次元LSI102の裏面を図14に示す二次元LSI117の表面にポリイミド114、125により接着し、張り合わせる。このとき、タンゲステンバンプ124がAu／Inプール115にコンタクトするように位置合わせし、この状態でAu／Inプール115が溶融する温度、例えば350℃程度に加熱し、さらに加圧する。これによって、タンゲステンバンプ124とAu／Inプール115とが電気的に接続される。

【0009】この後、支持基板111を研磨またはエッチングにより除去する。これによって、図16に示すように、二層の二次元LSI102、1117が積層された構造の目的とする三次元LSIが完成する。

【0010】このCUBIC技術による三次元LSIの製造方法によれば、複数の単結晶シリコン基板に二次元LSIを同時並行的に形成し、これらの二次元LSIを低温(350℃程度)で順次張り合わせていくため、二層以上の二次元LSIを積層した多層構造の三次元LSIを効率よく製造することができる。

【0011】

【発明が解決しようとする課題】しかしながら、上述の従来のCUBIC技術による三次元LSIの製造方法では、単結晶シリコン基板101を薄化するために素子分離用酸化膜103を研磨ストップとする選択ポリッシング技術を用いるので、薄化により得られる単結晶シリコン層111の厚さはこの素子分離用酸化膜103の厚さによってほぼ決定される。ところが、この素子分離用酸化膜103の厚さは通常1μm以下であるので、1μm以上の厚さの単結晶シリコンが必要な二次元LSI、例えば、CCD、MOS型撮像素子あるいはトレンチ型キャパシタをメモリセルに用いたDRAMをこのCUBIC技術により形成することはできない。また、このCUBIC技術では、二次元LSIの層数だけの単結晶シリコン基板と(層数-1)の数だけの支持基板が必要であることなどにより材料費が高くなり、三次元LSIの製造コストが高くなってしまうという問題がある。

【0012】したがって、この発明の目的は、CCDやMOS型撮像素子やトレンチ型キャパシタをメモリセルに用いたDRAMなどを含む三次元回路素子を低コストで製造することができる三次元回路素子の製造方法を提供することにある。

【0013】この発明の他の目的は、CCDやMOS型撮像素子やトレンチ型キャパシタをメモリセルに用いたDRAMなどを含ませることができる三次元回路素子を提供することにある。

【0014】

【課題を解決するための手段】上記目的を達成するため、この発明の第1の発明による三次元回路素子の製造方法は、半導体基板上に多孔質層を形成する工程と、多孔質層上に単結晶半導体層を形成する工程と、単結晶半導体層に第1の二次元回路素子を形成する工程と、半導体基板から第1の二次元回路素子を剥離し、他の基板上に転写する工程と、第1の二次元回路素子を第2の二次元回路素子と張り合わせる工程とを有することを特徴とするものである。

【0015】この第1の発明においては、典型的には、半導体基板を陽極化成することにより多孔質層を形成する。また、例えば、第1の二次元回路素子の表面に他の基板(支持基板)を接着した後、半導体基板に超音波を照射し、および/または、半導体基板と他の基板とに互いに逆方向の引っ張り応力を生じさせ、および/または、半導体基板と他の基板とを冷却することにより、第1の二次元回路素子を半導体基板から剥離する。他の基板としては、例えばシリコン基板や石英基板などを用いることができる。

【0016】この発明の第2の発明による三次元回路素子は、複数の二次元回路素子が積層されて構成された三次元回路素子において、第2層目以上の二次元回路素子の少なくとも一つが1μm以上の厚さを有する単結晶半導体層に形成されていることを特徴とするものである。

【0017】この発明において、三次元回路素子を構成する最下層、すなわち第1層目の二次元回路素子は、半導体基板に形成されたものであっても、半導体基板上に多孔質層を介して形成された単結晶半導体層に形成されたものであってもよい。

【0018】この発明において、三次元回路素子を構成する複数の二次元回路素子の機能や性能は、三次元回路素子に要求される機能や性能に応じて設計で決定される。この二次元回路素子の例をいくつか挙げると、DRAMなどのメモリ、マイクロプロセッサ、A/Dコンバータ、D/Aコンバータ、光センサー、太陽電池などである。光センサーはCCDやMOS型撮像素子などである。

【0019】この発明において、二次元回路素子がトレンチ型キャパシタをメモリセルに用いたDRAMである場合、このDRAMが形成される単結晶半導体層の厚さは例えば3μm程度またはそれ以上である。また、二次元回路素子がMOS型撮像素子である場合、このMOS型撮像素子が形成される単結晶半導体層の厚さは例えば10μm程度またはそれ以上である。さらに、二次元回路素子がCCDである場合、このCCDが形成される単結晶半導体層の厚さは例えば20μm程度またはそれ以上である。

【0020】この発明において、例えば、三次元回路素子の多機能化を目指し、イメージセンサと信号処理回路とを一体化する場合などには、最上層の二次元回路素子

として、CCDやMOS型撮像素子などの光センサーを用いる。ここで、光センサーとしてCCDを用い、さらにカラー化する場合には、カラーフィルタをCCD上に形成する必要がある。このカラーフィルタは、一般に、例えばIn/Auペールを用いて層間配線を行う際の温度（約350°C）に耐えないので、すべての二次元回路素子を張り合わせた後、一時的に支持基板として用いた他の基板を除去し、CCD表面を露出させ、その上にカラーフィルタを形成する。さらに、発電のために、最上層の二次元回路素子として太陽電池を用いてもよい。

【0021】この発明において、複数の二次元回路素子には、配線のみが形成された配線層が含まれることもある。この配線層の使用により、素子間配線長を短縮化することができるため、三次元回路素子の高速動作化を図ることができる。

【0022】この発明においては、二次元回路素子が形成される単結晶半導体層は、典型的には単結晶シリコン層であるが、ヒ化ガリウム（GaAs）などの単結晶化合物半導体層であってもよい。同様に、半導体基板としては、シリコン基板のほか、リン化ガリウム（GaP）やヒ化ガリウム（GaAs）などの化合物半導体基板を用いてもよい。

【0023】上述のように構成されたこの発明の第1の発明による三次元回路素子の製造方法によれば、半導体基板上に多孔質層を介して形成された単結晶半導体層に二次元回路素子を形成した後、多孔質層の部分で剥離を行うことにより薄膜状の二次元回路素子を形成することができるので、個々の二元回路素子を短時間で形成することができる。そして、これらの二次元回路素子を積層することにより三次元回路素子を短時間で製造することができる。また、単結晶半導体層の厚さを1μm以上とすることによりこの単結晶半導体層にCCDやMOS型撮像素子やトレンチ型キャパシタをメモリセルに用いたDRAMなどを形成することができる。さらに、二次元回路素子の形成に用いた半導体基板は再利用することができるので、その分だけ三次元回路素子の製造コストの低減を図ることができる。

【0024】また、上述のように構成されたこの発明の第2の発明による三次元回路素子によれば、第2層目以上の二次元回路素子の少なくとも一つが1μm以上の厚さを有する単結晶半導体層に設けられていることにより、この単結晶半導体層に二次元回路素子としてCCDやMOS型撮像素子やトレンチ容量を用いたDRAMなどを形成することができる。

【0025】

【発明の実施の形態】以下、この発明の一実施形態について図面を参照しながら説明する。なお、実施形態の全図において、同一または対応する部分には同一の符号を付す。

【0026】図1～図10は、この発明の一実施形態による三次元超LSIの製造方法を示す。

【0027】この実施形態においては、まず、図1に示すように、単結晶シリコン基板1を用意する。この単結晶シリコン基板1は、次に述べる陽極化成によりその上に多孔質シリコン層を形成する観点からは、p型であることが望ましいが、n型であっても、条件設定によっては多孔質シリコン層を形成することが可能である。この単結晶シリコン基板1の抵抗率は、好適には0.01～0.02Ω·cmである。

【0028】次に、図2に示すように、単結晶シリコン基板1の表面に陽極化成法により多孔質シリコン層2を形成する。この場合、この多孔質シリコン層2の形成は、三段階に分けて行う。すなわち、まず、第一段階として、多孔質シリコン層2上に結晶性の良好なエピタキシャル層を形成することができるようにするため、例えば0.5～3mA/cm²程度の電流密度で例えば8分間陽極化成を行うことにより、多孔率が小さい多孔質シリコン層を形成する。次に、第二段階として、例えば3～20mA/cm²程度の電流密度で例えば8分間陽極化成を行うことにより、多孔率が中程度の多孔質シリコン層を形成する。次に、第三段階として、例えば40～300mA/cm²程度の電流密度で例えば数秒間陽極化成を行うことにより、多孔率が大きい多孔質シリコン層を形成する。この第三段階の陽極化成時に、多孔質シリコン層2内に分離層形成の起源となる多孔率が非常に大きい多孔質シリコン層2aが薄く形成される。なお、この第三段階の陽極化成においては、例えば3秒間陽極化成を行う場合、1秒間電流を流したら陽極化成を停止し、しばらく時間が経過した後、同じ電流密度でまた1秒間電流を流したら陽極化成を停止し、またしばらく時間が経過した後に、再び同じ電流密度で1秒間電流を流して陽極化成を行ってもよい。これらの陽極化成において、陽極化成溶液としては、例えば、HF：C₂H₅O_H=1：1のものを用いる。この多孔質シリコン層2の厚さは、単結晶シリコン基板1を繰り返し使用する観点からは、この単結晶シリコン基板1の厚さの減少を少なくし、使用可能回数を多くするために、可能な限り薄くすることが望ましく、好適には2～15μmに選ばれ、例えば8μm程度に選ばれる。

【0029】次に、例えば、1100°Cで30分間水素アーナーを行うことにより、多孔質シリコン層2の表面に存在する穴（図示せず）をふさぐ。この後、図3に示すように、多孔質シリコン層2上に、例えばSiH₄やSiCl₄などを原料ガスとして用いたCVD法により、例えば1070°Cで、p型またはn型の単結晶シリコン層3をエピタキシャル成長させる。この単結晶シリコン層3の厚さは、この単結晶シリコン層3に形成する二次元LSIに応じて選ばれるが、好適には、1～30μmに選ばれる。また、単結晶シリコン層3の不純物濃

度は、好適には、例えば約 $10^{14} \sim 10^{17} / \text{cm}^3$ に選ばれる。場合によっては、デバイスの性能を向上させるため、この単結晶シリコン層3の不純物濃度を層内で変化させてもよい。

【0030】上述の水素アニールとエピタキシャル成長を行っている間に、多孔質シリコン層2中のシリコン原子が移動して再配列する結果、この多孔質シリコン層2中の多孔率が大きい多孔質シリコン層2aは、引っ張り強度が著しく低い層、すなわち分離層となる。

【0031】次に、図4に示すように、単結晶シリコン層3をLSIの基板と見なしてLSIプロセスにより第一層目の二次元LSI4を形成する。この二次元LSI4において、符号5は素子分離用酸化膜、6はMOSFET、7は多結晶シリコン配線、8は層間絶縁膜、8aはビアホール、9は表面金属配線、10は層間絶縁膜を示す。

【0032】次に、図5に示すように、二次元LSI4の表面にポリイミド11をコーティングし、シリコン基板のような支持基板12を接着する。

【0033】次に、図6に示すように、単結晶シリコン基板1から二次元LSI4を剥離する。具体的には、例えば水やエタノールなどの溶液中に単結晶シリコン基板1を浸した状態で、例えば周波数25kHz、電力600Wの超音波を照射し、この超音波のエネルギーにより、分離層としての多孔質シリコン層2aの剥離強度を弱め、この多孔質シリコン層2aの部分で単結晶シリコン基板1を剥離する。あるいは、支持基板12と単結晶シリコン基板1とに互いに逆方向に引っ張り応力を生じさせることにより、分離層としての多孔質シリコン層2aの部分で単結晶シリコン基板1を剥離する。あるいは、単結晶シリコン基板1と支持基板12とを、例えば液体窒素から蒸発させた低温の窒素ガスを吹き付けることにより冷却し、単結晶シリコン基板1と支持基板12との熱収縮の差によるずれ応力を生じさせることにより、分離層としての多孔質シリコン層2aの部分で単結晶シリコン基板1を剥離する。あるいは、これらの三種類の方法のうちの二つまたは三つを組み合わせることにより、分離層としての多孔質シリコン層2aの部分で単結晶シリコン基板1を剥離してもよい。

【0034】次に、図7に示すように、剥離した二次元LSI4の裏面の単結晶シリコン層3および素子分離用酸化膜5に、多結晶シリコン配線7に達するスルーホール13を形成し、このスルーホール13内に酸化膜14を形成し、この酸化膜14を部分的にエッチング除去して多結晶シリコン配線7を再び露出させ、この多結晶シリコン配線7とコンタクトする裏面金属配線15を形成し、さらにポリイミド16をコーティングした後、スルーホール13内の裏面金属配線15の凹部にAu/Inプール17を形成する。

【0035】一方、図8に示すように、別の単結晶シリ

コン基板21上に上述と同様にして多孔質シリコン層22および単結晶シリコン層23を形成し、この単結晶シリコン層23に二次元LSI24を形成する。この二次元LSI24において、符号25は素子分離用酸化膜、26はMOSFET、27は多結晶シリコン配線、28は層間絶縁膜、28aはビアホール、29は表面金属配線、30は層間絶縁膜、30aはビアホール、31はタングステンプラグを示す。

【0036】次に、図9に示すように、図8に示す二次元LSI24の表面に図7に示す二次元LSI4の裏面をポリイミド16、30により接着し、張り合わせる。


【0037】次に、上述と同様にして単結晶シリコン基板21から二次元LSI4、24を剥離する。この後、あらかじめ形成された別の二次元LSIの表面に二次元LSI24の裏面を接着し、張り合わせる。

【0038】次に、剥離した二次元LSI24の裏面の単結晶シリコン層23および素子分離用酸化膜25に、多結晶シリコン配線27に達するスルーホール32を形成し、このスルーホール32内に酸化膜33を形成し、この酸化膜33を部分的にエッチング除去して多結晶シリコン配線27を再び露出させ、この多結晶シリコン配線27とコンタクトする裏面金属配線34を形成し、さらにポリイミド35をコーティングした後、スルーホール32内の裏面金属配線34の凹部にAu/Inプール36を形成する。


【0039】このようにして、単結晶シリコン層に形成された薄膜状の二次元LSIを必要な層数だけ順次張り合わせた後、最後に張り合わされた二次元LSIの裏面に、図10に示すように、単結晶シリコン基板37に形成された二次元LSI38の表面を張り合わせる。この二次元LSI38において、符号39は素子分離用酸化膜、40はMOSFET、41は多結晶シリコン配線、42は層間絶縁膜、42aはビアホール、43は表面金属配線、44は層間絶縁膜、44aはビアホール、45はタングステンプラグを示す。この後、支持基板11を研磨またはエッチングにより除去し、目的とする三次元超LSIを完成させる。以上のように、この実施形態によれば、単結晶シリコン基板1上に多孔質シリコン層2を介して単結晶シリコン層3を形成し、この単結晶シリコン層3に二次元LSIを形成した後、多孔質シリコン層2の部分で剥離を行うことにより薄膜状の二次元LSIを短時間で容易に形成することができる。そして、このようにして、必要な数の薄膜状の二次元LSIを張り合わせた後、これらの二次元LSIを単結晶シリコン基板37に形成された二次元LSI38と張り合わせることにより、所望の層数の二次元LSIからなる三次元超LSIを短時間で製造することができる。

【0040】また、単結晶シリコン基板1は、その表面に形成された多孔質シリコン層2を除去することにより、再び図1に示す状態になるので、再度図2に示す工


【図3】




【図4】




【図5】




【図6】





【図7】




【図8】




【図10】




【図11】




【図12】




【図13】



【図14】



【図15】



【図16】

